Spiacenti, l'offerta non è più disponibile,
ma puoi eseguire una nuova ricerca o esplorare offerte simili:

? [Ricerca Urgente] Disegnatore Meccanico Utmservice

Adecco, divisione Consultant Engineering & Technical, seleziona per importante azienda cliente del settore metalmeccanico la figura di un Disegnatore meccani...


Adecco - Veneto

Pubblicato 17 days ago

Ricerca Per Project Manager Impianti Industriali Trattamento Acque

Contec Industry, azienda operante nel settore industriale e ambientale con sedi a Verona, Padova, Udine e Milano, in ottica di sviluppo e potenziamento delle...


Contec Industry - Veneto

Pubblicato 17 days ago

Impiegato Tecnico

La figura avr la funzione quotidiana principale di portare a termine le trattative tecnico-commerciali su un portfolio clienti fornito dall'azienda, con l'au...


Manpowergroup - Veneto

Pubblicato 17 days ago

Preventivista

Umana S.p.A. cerca, per importante azienda di Villamarzana (RO), operante nella progettazione e posa di impianti antincendio e di sicurezza un PREVENTIVISTA....


Umana Spa - Veneto

Pubblicato 17 days ago

Master Thesis: Digital Verification (F/M/Div)

Dettagli della offerta

Are you a Master's Student looking to write your thesis in a fast-paced and innovative company?
Do you want to start your career within a highly specialized team of engineers?
Then this opportunity was made for you!
Join our vibrant and ever-evolving R&D Center in Padova where stimulating opportunities are waiting for you!Thesis topic: "Generative AI in functional verification"Generative AI in functional verification is an emerging field to automate the verification of complex digital circuits.
The objective of generative AI is to assist designers and verification engineers in finding and fixing complex bugs faster and more efficiently.
With the increasing complexity of integrated circuits, traditional methods of verification have become time-consuming and error-prone.
Therefore, generative AI has the potential to revolutionize the field by providing a faster, more reliable, and more thorough verification process.
During this experience, you will be able to:Get familiar with industry-standard Metric-driven digital verification techniques based on System Verilog and UVM methodology Automate verification implementation with a Large Language Model (LLM): investigate an LLM-based flow for automated generation of System Verilog assertions and other verification components, as well as documentation Team up with expert engineers Be part of a diverse and international company Receive guidance and feedback from your supervisorYou are a team player with good communication skills.
Furthermore, you are a fast learner and have a proactive personality with attention to detail at all times.
You are best equipped for this task if you:Are a Master's degree student in the field of Electronics, Computer Science, Physics or similar areas Know electronics basics Know programming-scripting languages ( Python, Unix OS) – is a plus Are proficient in English (mandatory) Please send us your CV in English so we can get to know you better.BenefitsCoaching, mentoring networking possibilities Wide range of training offers & planning of career developmentInternational assignmentsDifferent career paths: Project Management, Technical Ladder, Management & Individual ContributorFlexible Working TimePart-time work possibleMedical coverageOn-site canteenWage payment in case of sick leaveCorporate pension benefitsPerformance bonusAccessibility, access for wheelchairsPossibility to work remotely from abroad (EU)


Salario Nominale: Da concordare

Risorsa: Talent_Ppc

Funzione Lavorativa:

Requisiti

Built at: 2024-11-20T00:06:38.588Z