Synopsys is seeking for a highly motivated and innovative digital verification engineer with exceptional knowledge in the verification of high-speed digital designs.
The candidate would be working as part of a highly experienced mixed-signal design and verification team and will be involved in verifying current and next generation PAM-based SerDes products.
The position offers an excellent opportunity to work with a skilled team of digital and mixed-signal engineers responsible for delivering high-end mixed-signal designs from specification development to performing functional and performance tests on prototype test-chips.
Main Responsibilities:Writing modular constrained-random Verilog and System Verilog testbenchesPerforming functional coverageAssertion coverage and code coverageCreating and tracking test-plansEvaluating failure cases and running gate-level simulationsKey Qualifications:BSEE or MSEE with 10+ years of digital verification experience in the industryMust have hands-on experience in writing complex testcases in Verilog and SystemVerilogMust have familiarity with code quality metricsPreferred Experience / KnowledgeHigh-speed digital & mixed-signal design & verificationAsynchronous clock domain crossingFamiliar with UVM methodology and verification using VCS/VerdiGood organization and communication skillsAt Synopsys, we're at the heart of the innovations that change the way we work and play.
Self-driving cars.
Artificial Intelligence.
The cloud.
5G.
The Internet of Things.
These breakthroughs are ushering in the Era of Smart Everything.
And we're powering it all with the world's most advanced technologies for chip design and software security.
If you share our passion for innovation, we want to meet you.
Our Silicon IP business is all about integrating more capabilities into an SoC—faster.
We offer the world's broadest portfolio of silicon IP—predesigned blocks of logic, memory, interfaces, analog, security, and embedded processors.
All to help customers integrate more capabilities.
Meet unique performance, power, and size requirements of their target applications.
And get differentiated products to market quickly with reduced risk.
#J-18808-Ljbffr