Digital Ic Verification Engineer

Job Description Working for a leader in power electronics, this is a great opportunity to join a growing team as a UVM verification engineer. Job Duties: Developing test plans, tests, and verification infrastructure using SV/UVM methodology Building reusable bus functional models, monitors, checkers, and scoreboards Performing coverage-driven verification closure Performing block-level, multi-block level, and system-level verification Performing Gate level simulations Performing Mixed Signal simulations Implementing Regression tests Performing Formal Verification Working closely with IC designers and post-silicon engineers Qualifications and Background Requirements: Knowledge/experience with HDL (SystemVerilog / Verilog / VHDL), particularly for testbenches creation Knowledge/experience in scripting languages, such as Tcl and Python Some knowledge of ASIC design flow and related verification step Nice to have: Some experience in digital RTL design Knowledge of UVM environments and classes Some experience with main EDA vendors simulators such as Questasim and Xcelium Knowledge of DFT structures and test pattern generation Some experience in silicon validation/characterization Experience working on Git For more information, please contact Rob Hudson. #J-18808-Ljbffr