Digital Ic Verification Engineer

Working for a leader in power electronics, this is a great opportunity to join a growing team as a UVM Verification Engineer.Job duties:Developing test plans, tests, and verification infrastructure using SV/UVM methodologyBuilding reusable bus functional models, monitors, checkers, and scoreboardsPerforming coverage-driven verification closurePerforming block-level, multi-block level, and system-level verificationPerforming Gate-level simulationsPerforming Mixed Signal simulationsImplementing Regression testsPerforming Formal VerificationWorking closely with IC designers and post-silicon engineersQualifications and Background Requirements:Knowledge/experience with HDL (SystemVerilog / Verilog / VHDL), particularly for testbenches creationKnowledge/experience in scripting languages, such as Tcl and PythonSome knowledge of ASIC design flow and related verification stepNice to have:Some experience in digital RTL designKnowledge of UVM environments and classesSome experience with main EDA vendors simulators such as Questasim and XceliumKnowledge of DFT structures and test pattern generationSome experience in silicon validation/characterizationExperience working on GitFor more information, please contact Rob Hudson.#J-18808-Ljbffr